

**SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR  
(AUTONOMOUS)**



**Siddharth Nagar, Narayanavanam Road – 517583**

**QUESTION BANK (DESCRIPTIVE)**

**Subject with Code:** DIGITAL CIRCUITS DESIGN (23EC0403)

**Course & Branch:** B. Tech –ECE

**Year & Semester:** II - B. Tech. & I-Semester

**Regulation:** R23

**UNIT- I**

**BOOLEAN ALGEBRA, LOGIC OPERATIONS, AND MINIMIZATION OF BOOLEAN FUNCTIONS**

**PART-A (2 MARKS)**

<b>1.</b>	<b>(a)</b>	List out the types of number systems with one example for each.	[L2][CO1]	[2M]
	<b>(b)</b>	Convert $(41.6875)_{10}$ to Hexadecimal number.	[L5][CO1]	[2M]
	<b>(c)</b>	Write the truth table for $F=(A+B)(C+D)$	[L2][CO1]	[2M]
	<b>(d)</b>	What are Universal Gates? Give their truth tables.	[L1][CO1]	[2M]
	<b>(e)</b>	Perform the following Subtraction using 10's complement method. i) $3456 - 245$ ii) $631-745$	[L1][CO1]	[2M]

**PART-B (10 MARKS)**

<b>2.</b>	<b>(a)</b>	Convert the following numbers: i) $(AB)_{16}=( )_2$ ii) $(1234)_8=( )_{16}$ (iii) $(1000011)_2 = ( )_{10}$	[L5][CO1]	[5M]
	<b>(b)</b>	Convert the following to binary and then to gray code. i) $(AB33)_{16}$ ii) $(BC54)_{16}$	[L5][CO1]	[5M]
<b>3.</b>		Convert the following: a) $(1AD)_{16}=( )_{10}$ b) $(453)_8=( )_{10}$ c) $(10110.0101)_2=( )_{10}$ d) $(5436)_{10}=( )_{16}$ e) $(647)_{10}=( )_8$	[L6][CO1]	[10M]
<b>4.</b>	<b>(a)</b>	Perform the following subtraction by using 1's complement. i) $111001-1010$ ii) $0011-10001$	[L1][CO1]	[5M]
	<b>(b)</b>	Explain about the Binary Codes in detail.	[L1][CO1]	[5M]
<b>5.</b>	<b>(a)</b>	State and prove the following Boolean laws: i) Commutative    ii) Associative	[L3][CO1]	[5M]
	<b>(b)</b>	Prove De Morgan's theorems using Perfect Induction Method.	[L3][CO1]	[5M]
<b>6.</b>	<b>(a)</b>	Simplify the given Boolean expression to a sum of 3 terms. $A'C'D' + AC' + BCD + A'CD' + A'BC + AB'C'$	[L4][CO2]	[5M]
	<b>(b)</b>	Realize the following Boolean function using minimum number of logic gates. $f = \bar{x}\bar{y}z + \bar{x}yz + x\bar{y}\bar{z} + x\bar{y}z$	[L4][CO2]	[5M]
<b>7.</b>		Obtain the Dual and complement to the following Boolean expressions. (i) $AB'C+AB'D+A'B'$ (ii) $A'B'C+ABC'+A'B'C'D$	[L1][CO2]	[10M]
<b>8.</b>		Illustrate the digital logic gates with graphical symbol, algebraic function and truth table.	[L2][CO1]	[10M]
<b>9.</b>		Express the following Boolean functions into Canonical form. i) $F1=AB+BC+CA$ ii) $F2= XY+Z+YZ+XYZ$	[L2][CO2]	[10M]
<b>10.</b>	<b>(a)</b>	Simplify the expression $f(x, y, z) = \Sigma (0,1,2,3,6,7)$	[L4][CO3]	[5M]

	(b)	Obtain the simplified SOP and POS form of the following boolean expression, $Y = BC + AC' + AB + ABC$ using K-map.	[L1][CO3]	[5M]
11.	(a)	Simplify the Boolean expression, $F = A' + AB + ABD' + AB'D' + C'$ using Four Variable K-Map. and draw the logic diagram using AOI logic.	[L4][CO3]	[5M]
	(b)	Simplify the expression in SOP form using don't cares. $Y = \Sigma(4,5,6,8,9) + d \Sigma(3,7,10,11,14,15)$	[L4][CO3]	[5M]

## UNIT- II

### COMBINATIONAL LOGIC CIRCUITS

#### PART-A (2 MARKS)

1.	(a)	Define a Combinational Circuit and draw its block diagram.	[L1][CO4]	[2M]
	(b)	Define the following: i) Half adder and ii) Full Adder	[L1][CO4]	[2M]
	(c)	List the applications of encoder and decoder.	[L1][CO4]	[2M]
	(d)	What is a Priority encoder?	[L1][CO4]	[2M]
	(e)	Define Multiplexer and Demultiplexer.	[L1][CO4]	[2M]

#### PART-B (10 MARKS)

2.	(a)	Explain the procedure of designing a combinational logic circuit with an example.	[L2][CO4]	[5M]
	(b)	Design & implement Half Adder and Half subtractor logic circuit using truth table.	[L3][CO4]	[5M]
3.	(a)	Define a Full Adder and realize Full Adder circuit using truth table	[L3][CO4]	[5M]
	(b)	Design a Full Subtractor using truth table.	[L3][CO4]	[5M]
4.	(a)	Design a 4 bit parallel adder/ Subtractor using full adders.	[L3][CO4]	[5M]
	(b)	Design & implement a 4-bit Binary-to-Gray code converter.	[L3][CO4]	[5M]
5.	(a)	Design a 4 bit Binary-to-BCD code converter.	[L3][CO4]	[5M]
	(b)	Construct a BCD Adder-circuit using 4-bit binary adders.	[L3][CO4]	[5M]
6.	(a)	Explain about Decimal Adder with a neat diagram.	[L2][CO4]	[5M]
	(b)	Explain the working of a Carry- Look ahead adder.	[L2][CO4]	[5M]
7.		Explain Binary Multiplier with an example.	[L2][CO4]	[10M]
8.	(a)	What is a Magnitude comparator?	[L1][CO4]	[3M]
	(b)	Explain a 2-bit Magnitude comparator and write down its design procedure.	[L2][CO4]	[7M]
9.	(a)	What is encoder? Design octal to binary encoder.	[L3][CO4]	[5M]
	(b)	Define Decoder and explain in detail about a 2 to 4 line binary decoder.	[L2][CO4]	[5M]
10.	(a)	Draw the circuit for 3 to 8 decoder and explain.	[L2][CO4]	[5M]
	(b)	Define Multiplexer. Construct 4:1 multiplexer with logic gates and truth table.	[L3][CO4]	[5M]
11.	(a)	Represent the following Boolean function with an 8:1 multiplexer. $F(A,B,C,D) = A'BD' + ACD + B'CD + A'C'D$ .	[L2][CO4]	[5M]
	(b)	What is Demultiplexer? Design an 1:8 demultiplexer using two 1:4 demultiplexer.	[L3][CO4]	[5M]

**UNIT- III**

**HARDWARE DESCRIPTION LANGUAGE**

**PART-A (2 MARKS)**

<b>1.</b>	<b>(a)</b>	Differentiate between Verilog and VHDL	<b>[L4][CO6]</b>	<b>[2M]</b>
	<b>(b)</b>	Define the structural and behavioral representation of logic circuits.	<b>[L1][CO6]</b>	<b>[2M]</b>
	<b>(c)</b>	Explain about the module representation of logic circuits in Verilog.	<b>[L1][CO6]</b>	<b>[2M]</b>
	<b>(d)</b>	What are Verilog parallel case and full case statements?	<b>[L2][CO6]</b>	<b>[2M]</b>
	<b>(e)</b>	What is the Sensitivity list?	<b>[L1][CO6]</b>	<b>[2M]</b>

**PART-B (10 MARKS)**

<b>2.</b>	a) What is the syntax used to write a Verilog Code	<b>[L1][CO6]</b>	<b>[4M]</b>
	b) Write Verilog code to implement the function $f(x_1, x_2, x_3) = m(0, 1, 3, 4, 5, 6)$ using the continuous assignment.	<b>[L1][CO6]</b>	<b>[6M]</b>
<b>3.</b>	Explain about the Hierarchical Verilog code with an example.	<b>[L1][CO6]</b>	<b>[10M]</b>
<b>4.</b>	a) Write Verilog code to implement the function $f(x_1, x_2, x_3) = m(1, 2, 3, 4, 5, 6)$ using the gate-level primitives. Ensure that the resulting circuit is as simple as possible.	<b>[L1][CO6]</b>	<b>[5M]</b>
	b) Write Verilog code that represents the logic circuit shown in Figure below. Use only continuous assignment statements to specify the required functions.	<b>[L1][CO6]</b>	<b>[5M]</b>
<b>5.</b>	a) Write Verilog code for the following logic circuit diagram using behavioral structure representation.	<b>[L1][CO6]</b>	<b>[5M]</b>
	b) Write an Verilog code for Half Adder and Full Subtractor with the help of Truth tables.	<b>[L1][CO6]</b>	<b>[5M]</b>
<b>6.</b>	Write Verilog code to implement the Boolean function $F=A'+AB+ABD'+AB'D'+C'$	<b>[L1][CO6]</b>	<b>[10M]</b>
<b>7.</b>	a) Write an Verilog code for Full Adder with the help of Truth table.	<b>[L1][CO6]</b>	<b>[5M]</b>
	b) Design an BCD adder and write the code for it in verilog	<b>[L4][CO6]</b>	<b>[5M]</b>
<b>8.</b>	a) Explain Conditional operator in Verilog with an example.	<b>[L2][CO6]</b>	<b>[5M]</b>
	b) Explain if-else statement in Verilog with an example.	<b>[L2][CO6]</b>	<b>[5M]</b>
<b>9.</b>	a) State the importance of CAD Tools in HDL.	<b>[L1][CO6]</b>	<b>[5M]</b>
	b) Explain case statement in Verilog with an example.	<b>[L2][CO6]</b>	<b>[5M]</b>
<b>10.</b>	Write an Verilog code for 2 Bit binary multiplier in structural Model.	<b>[L1][CO6]</b>	<b>[10M]</b>
<b>11.</b>	a) Write an Verilog code for 16x1 MUX in behavioral Model.	<b>[L1][CO6]</b>	<b>[5M]</b>
	b) State For loop statement in Verilog and explain the same with an example.	<b>[L1][CO6]</b>	<b>[5M]</b>

**UNIT- IV**  
**SEQUENTIAL LOGIC CIRCUITS**

**PART-A (2 MARKS)**

<b>1.</b>	<b>(a)</b>	Difference between Latch and Flip-flop?	[L4][CO4]	[2M]
	<b>(b)</b>	What is race condition?	[L1][CO4]	[2M]
	<b>(c)</b>	What is sequential circuit?	[L1][CO4]	[2M]
	<b>(d)</b>	What is the application of T flip flop?	[L1][CO4]	[2M]
	<b>(e)</b>	Write a short note on Register.	[L1][CO4]	[2M]

**PART-B (10 MARKS)**

2.	a) Define a sequential logic circuit and sketch its block diagram.	[L1][CO4]	[3M]
	b) Differentiate between combinational and sequential circuits.	[L2][CO4]	[3M]
	c) Differentiate between synchronous and asynchronous sequential circuits.	[L2][CO4]	[4M]
3.	a) Define Latch and list different types of Latches.	[L1][CO4]	[3M]
	b) Define Flip-Flop. What are the different types of Flip-Flops?	[L1][CO4]	[3M]
	c) Explain the working principle of RS Flip-Flop with the help of logic diagram and give its Characteristic Table and Graphic symbol.	[L2][CO4]	[4M]
4.	a) With the help of logic diagram, obtain the characteristic table of D & T Flip-Flops. Also draw their graphic symbols.	[L2][CO4]	[5M]
	b) Explain the working principle of JK Flip-Flop in detail. Also give its characteristic equation, Graphic symbol and Excitation equation.	[L2][CO4]	[5M]
5.	a) Convert SR flip flop into JK Flip-Flop. Draw and explain its logic diagram.	[L2][CO4]	[5M]
	b) Design T Flip Flop using JK Flip-Flop and explain its logic diagram.	[L3][CO4]	[5M]
6.	a) Derive the excitation tables for SR, D, JK, and T Flip-Flops.	[L3][CO4]	[5M]
	b) Explain about the Ring counter in detail.	[L2][CO4]	[5M]
7.	a) Explain about the Johnson counter in detail.	[L2][CO4]	[5M]
	b) Define a counter and design a 4-bit Ripple counter.	[L1][CO4]	[5M]
8.	Design a 4 bit Decade counter.	[L4][CO4]	[10M]
9.	What is a synchronous counter? Design a 3-bit synchronous up/down counter.	[L4][CO4]	[10M]
10.	Define a Shift register and explain its types.	[L2][CO4]	[10M]
11.	a) Write an Verilog code for 4- bit ring counter	[L1][CO6]	[5M]
	b) Design an 2-bit synchronous up-counter using Verilog Code.	[L6][CO6]	[5M]

**UNIT- V**  
**FINITE STATE MACHINES AND PROGRAMMABLE LOGIC DEVICES**

**PART-A (2 MARKS)**

<b>1.</b>	<b>(a)</b>	What are the differences between Moore and Mealy Machines?	[L1][CO2]	[2M]
	<b>(b)</b>	List some of the limitations of finite state machines.	[L1][CO2]	[2M]
	<b>(c)</b>	State the types of ROM	[L1][CO5]	[2M]
	<b>(d)</b>	List the major differences between PLA and PAL	[L1][CO5]	[2M]
	<b>(e)</b>	List basic types of programmable logic devices.	[L1][CO5]	[2M]

**PART-B (10 MARKS)**

2.	a) Define Mealy model and explain it with neat diagram.	[L1][CO2]	[3M]																																												
	b) Define Moore model. Explain it with neat diagram.	[L1][CO2]	[3M]																																												
	c) Distinguish between Mealy & Moore machines.	[L2][CO2]	[4M]																																												
3.	Explain the following related to sequential circuits with suitable examples: a) State diagram                      b) State table                      c) State assignment	[L2][CO2]	[10M]																																												
4.	Derive the simplified sequential circuit for the following state table.	[L3][CO2]	[10M]																																												
	<table border="1"> <thead> <tr> <th rowspan="2">PS</th> <th colspan="2">Next State</th> <th colspan="2">Output</th> </tr> <tr> <th>X=0</th> <th>X=1</th> <th>X=0</th> <th>X=1</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>a</td> <td>b</td> <td>0</td> <td>0</td> </tr> <tr> <td>B</td> <td>c</td> <td>d</td> <td>0</td> <td>0</td> </tr> <tr> <td>C</td> <td>a</td> <td>d</td> <td>0</td> <td>0</td> </tr> <tr> <td>D</td> <td>e</td> <td>f</td> <td>0</td> <td>1</td> </tr> <tr> <td>E</td> <td>a</td> <td>f</td> <td>0</td> <td>1</td> </tr> <tr> <td>F</td> <td>g</td> <td>f</td> <td>0</td> <td>1</td> </tr> <tr> <td>G</td> <td>a</td> <td>f</td> <td>0</td> <td>1</td> </tr> </tbody> </table>			PS	Next State		Output		X=0	X=1	X=0	X=1	A	a	b	0	0	B	c	d	0	0	C	a	d	0	0	D	e	f	0	1	E	a	f	0	1	F	g	f	0	1	G	a	f	0	1
	PS				Next State		Output																																								
				X=0	X=1	X=0	X=1																																								
	A			a	b	0	0																																								
	B			c	d	0	0																																								
	C			a	d	0	0																																								
	D			e	f	0	1																																								
	E			a	f	0	1																																								
F	g	f	0	1																																											
G	a	f	0	1																																											
5.	Determine the minimal state equivalent of the state table given.	[L3][CO2]	[10M]																																												
	<table border="1"> <thead> <tr> <th rowspan="2">PS</th> <th colspan="2">Next State</th> <th colspan="2">Output</th> </tr> <tr> <th>X=0</th> <th>X=1</th> <th>X=0</th> <th>X=1</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>a</td> <td>b</td> <td>0</td> <td>0</td> </tr> <tr> <td>B</td> <td>c</td> <td>g</td> <td>0</td> <td>1</td> </tr> <tr> <td>C</td> <td>a</td> <td>d</td> <td>0</td> <td>0</td> </tr> <tr> <td>D</td> <td>e</td> <td>f</td> <td>0</td> <td>1</td> </tr> <tr> <td>E</td> <td>c</td> <td>g</td> <td>0</td> <td>1</td> </tr> <tr> <td>F</td> <td>a</td> <td>b</td> <td>0</td> <td>0</td> </tr> <tr> <td>G</td> <td>E</td> <td>f</td> <td>0</td> <td>1</td> </tr> </tbody> </table>			PS	Next State		Output		X=0	X=1	X=0	X=1	A	a	b	0	0	B	c	g	0	1	C	a	d	0	0	D	e	f	0	1	E	c	g	0	1	F	a	b	0	0	G	E	f	0	1
	PS				Next State		Output																																								
				X=0	X=1	X=0	X=1																																								
	A			a	b	0	0																																								
	B			c	g	0	1																																								
	C			a	d	0	0																																								
	D			e	f	0	1																																								
	E			c	g	0	1																																								
F	a	b	0	0																																											
G	E	f	0	1																																											
6.	Explain and Design a Sequence Detector.	[L2][CO5]	[10M]																																												
7.	Explain in brief about Programmable Read Only Memory (PROM) with a suitable example.	[L2][CO5]	[10M]																																												
8.	Illustrate the PLA for the following Boolean function. (i) $F_1 = \sum m(0,1,3,4)$ (ii) $F_2 = \sum m(1,2,3,4,5)$ .	[L3][CO5]	[10M]																																												
9.	Illustrate PLA for the following Boolean function. $F_1(A,B,C) = \sum m(3,5,7)$ $F_2(A,B,C) = \sum m(1,2,3,7)$	[L3][CO5]	[10M]																																												
10.	Illustrate the PAL for the following Boolean functions. (i) $A(w,x,y,z) = \sum m(0,2,6,7,8,9,12,13)$ (ii) $B(w,x,y,z) = \sum m(0,2,6,7,8,9,12,13,14)$	[L3][CO5]	[10M]																																												
11.	a) Draw and Briefly explain the basic structures of CPLD & FPGA	[L2][CO5]	[5M]																																												
	b) Compare PROM, PLA & PLA	[L2][CO5]	[5M]																																												